




www.ceda.in

Centre for Electronics Design and Automation



Advanced Allegro PCB Editor Ver16.6

Advanced Allegro PCB Editor Training

This course will train you on advanced PCB editing topics such as constraint manager, differential pairs, and interactive etch editing

This course will cover the following topics:

Customizing the OrCAD and Allegro PCB Editor

Constraint Manager

More Constraints

Differential Pairs

Interactive Etch Editing

Copper Planes

Test Point Generation

Technology Files

Unused Pad Suppression

Accessing Information

Prerequisites

The student should be familiar with a PC and the Windows operating system with working **knowledge of PCB design and the PCB Editor toolset**. Prior completion of PCB Editor course is ideal.

Contents

Lesson 1: Customizing PCB Editor to Increase Productivity	6
Course Directory Structure	7
PCB Editor Database Tool - DBDoctor	8
Database Write Locks	11
PCB Editor Initialization	14
The PCB Editor Environment	18
Global Environment File – 1	19
Global Environment File – 2	20
Global Environment File – 3	22
Environment File Variables	23
Creating Aliases	25
Macros and Scripts	27
Macro and Script Results	29
Labs	31
Lab 1-1: Managing Your User Environment	31
Lab 1-2 : Customizing the PCB Editor User Interface	40
Lesson 2: Constraint Manager	43
The Constraint Manager	45
Constraint Manager – the ECSet	48
Constraint Manager – Object Hierarchy	48
The Constraint Manager Main Window	51
Object Hierarchy	53
The ECSet	55
Creating an Electrical Constraint Set (ECSet)	56
Setting the ECSet Values	58
`Assigning the ECSet to Objects	60
The Routing Workbook	64
Net Properties in Constraint Manager	67
DRCs IN constraint Manager	68
Lab 3-1: Constraint Manager Tour	70
Lab 3-2: Using the Constraint Manager	74
Lesson 3: More Constraints	81
Physical and Spacing DRC Modes	82
Electrical DRC Modes	84
On- Line DRC	84
Design Constraints	86
Constraints Regions	88
Define Constraints Regions	89
Define and Apply the New Rule Set	94
Creating a Region- Class Rule	96
Nets and Xnets	97
Lesson 4: Differential Pairs	100
Differential Pair Basics	101
Diff Pair Methodology	102
Manually Create Diff Pairs in PCB Editor	103
Automatically Create Diff Pairs Using Auto	105

Defining Diff Pair in Constraint Mnager.....	108
Define a Diff Pair ECSet in PCB Editor.....	110
Assign Diff Pairs to the ECSet	112
Turn on DRC Checking for Diff Pairs.....	114
Primary Gap.....	115
Primary Line Width	116
Neck Gap and Neck Width.....	117
Separation Gap Tolerance.....	118
Minimum Line Space.....	119
Max Uncoupled Length	120
Gather Control	121
Phase Tolerance	122
Interactively Routing Diff Pairs.....	123
Diff Pair Routing Options.....	125
Working with Differential Pairs	133
Labs.....	133
Lab 5-1: Differential Pair Setup in PCB Editor.....	134
Defining Diff Pairs using Auto Generate	134
Adding ECSETS.....	135
Interactively Route the Diff Pairs	136
What is the Uncoupled Length?.....	137
Defining Diff Pairs in Constraint Manager.....	139
(Which nets are special?)	139
Assigning the ECSETS to the Diff Pair	141
Differential Impedance Calculator.....	142
Different Rules for Different Layers	144
Labs.....	145
Lab 5-2: Defining Diff Pairs using the Constraint Manager	145
Assigning the ECSet to the Diff Pair	147
Analyze Routing Results	149
Lesson 5: Interactive Etch Editing	149
Reviewing Basic Techniques.....	150
Adding a trace.....	150
RMB > Add via.....	150
Adding Connections	153
Working Layer Mode.....	154
Adding Connections with Bubble and Smooth.....	156
Slide with Shove via	160
Group Slide.....	163
Edit Vertex	166
Group Routing	168
Tips for Interactive Routing.....	170
More Interactive Routing Tips.....	172
Lab	173
Lab 9-1: Adding and Editing Etch.....	174
Color Visibility Views.....	184
Using the My Favorites Color Folder	188

Display> Color/ Visibility	188
Displaying Disconnected Pins on VCC and GND.....	190
Labs.....	196
Lab 9-2: Changing Color Visibility for Routing	196
Lab 9-3: Viewing Disconnected Voltage Pins.....	199
Controlling Line Length	204
Delay Tuning	206
Etch Length Readout on Non-Critical traces.....	208
Display Parasitics on a Connect Line	211
Z Axis Delay.....	215
Pin Delay.....	217
Lab	219
Lab 9-4: Controlling Line Length.....	220
High-Speed Etch Editing	227
High-Speed Net Topologies.....	230
Scheduling a Net with Tpoints.....	231
Logical Net Editing.....	233
Lab	236
Lesson 6: Copper Planes	241
Split Planes	241
Strategy for Split Planes	243
Labs.....	247
Lab 12-1: Split Plane Using Anti-Etch Subclass.....	247
Using the Anti-Etch Subclass	248
Analyze the Split Plane Just Created	250
Lab 12-2 Split Plane Using Add Polygon.....	251
Creating a Dynamic Shape	252
Complex Planes	263
Strategy for Complex Planes	264
Negative Plane Island Check	272
Labs.....	275
Lab 12-3: Complex Planes.....	275
Taking the Complex Plane to Artwork.....	277
Setup for Negative Island Check	279
Lesson 7: Testpoint Generation	283
Learning Objectives.....	283
Bareboard and In-Circuit Test	283
How Testprep Works	285
Setting Testprep Properties.....	286
Setting Testprep Parameters	290
Preferences and Methodology	292
Methodology.....	295
Restrictions	295
Text Parameters	296
Padstack Selection	298
Probe Types	301
Generate Testpoints	302

General considerations.....	303
The Testprep Log File.....	305
Lab	306
Setting Visibility for Testprep	307
Altering Testpoints	313
Fixing Testpoints, Creating a Fixture	316
Unit Area Check	319
Unit Area Check Density Log	321
Component Area Check.....	321
Component Area Check Density Log.....	322
Generating a Drill File for the Test Fixture	323
Lab	325
Lab 8-2: Interactively Working with Testpoints.....	325
Lesson 8: Technology Files	328
Reasons for Using Technology Files.....	329
Technology File Flow.....	330
Technology Files.....	335
Technology File Syntax	338
Labs.....	339
Lab 6-1: Using Technology Files	339
Importing a Technology File into a New Design	341
Locking a Technology File.....	342
Comparing a Technology File to a Board Design	345
Lesson 9: Glossing	346
Preparing for Automatic Glossing.....	346
The Glossing Controller.....	348
Line and Via Cleanup	351
Via Eliminate	353
Line Smoothing.....	354
Centering Lines.....	356
Improving Line Entry into Pads.....	358
Line Fattening.....	360
Converting Corners.....	362
Labs.....	365
Lab 11-1: Fixing Critical Nets before Glossing.....	365
End of Lab	367
Lab 11-2: Using Gloss for Sequential Cleanup	367
Using Static Fillets.....	369
Using Dynamic Fillets	372
Custom smooth	374
Labs.....	376
Lab 11-3: Adding and Removing Fillets	376
Removing Fillets.....	377
End of Lab	377
Lab 11-4: Custom Smoothing.....	377
End of Lab	379
Lesson 10: Design for Assembly	379

DFA Overview.....	379
DFA Feedback	380
DFA Procedures.....	381
Library Adoption Process	382
DFA Symbol Update Utility	383
Start> Programs> Cadence SPB 16.0> PCB Editor Utilities> DFA Symbol Update	383
DFA Update Log File	384
DFA Boundary Area.....	385
DFA Constraint Dialog Spread Sheet.....	385
Adding Footprint to the Spread Sheet.....	386
Adding Symbol Classifications	387
Initial Load of Library Symbols with Classes	389
Purging Classified Symbols.....	390
Setting DFA Spacing Values	390
Saving the Spread Sheet	391
Loading a DFA Spread Sheet	392
A Loaded DFA Spread Sheet.....	393
DFA Driven Interactive Placement.....	393
Lesson 11: Unused Pads Suppression	394
Setting Padstacks for Unused Pads Suppression	395
Enabling Dynamic Pads Suppression	396
Pad Suppression Exception Properties	398
Drill Hole Constraints.....	400
Artwork Generation with Pad Suppression	402
Dynamic Pads Display.....	405
Lesson 12: Automatic Placement Tools	406
Prerequisites for Placement	406
Accessing PCB Router Autoplacement	407
Interactive Placement Hints	414
Lab	415
Lesson 13: Accessing information to Enhance Productivity with PCB Editor	422
CDSDoc – Cadence Online Documentation.....	423
CDSDoc – Search Capabilities	424
What is SourceLink?.....	425
Other Web Resources	426
Lab 2-1: Starting the Online Documentation.....	427
Lab 2-2: Opening Documents.....	429